Home
Laboratory Equipment
Lab iTools
Laboratory Availability
Laboratory i-timeslots
Laboratory i-grades
Laboratory i-examsII
Laboratory FREE i-examsII
Laboratory i-presence
Laboratory i-tasks
Laboratory i-lottery
Laboratory i-polls
Laboratory i-loan
Laboratory i-quiz
Laboratory i-evaluation
Quickshare
Laboratory Admin
iposition internship
UOWM Alumni
Academic
Courses
Diploma Thesis
Document produced by laboratory students (mostly in greek)
Indicative Projects with detailed description
Laboratory Achievements
Online Tools
HDL Compiler & various generators that emit VHDL
Staff
Minas Dasygenis
Introduction
Background
Research
Diploma Thesis Supervision
Affiliations
Publications
Phd Candidates
Dimitrios Ziouzios
Dimitrios Tsiktsiris
Argurios Siderhs
Communication
Laboratory Address
Anonymous Form
HDL Generator by Dr. Minas Dasygenis
JSON Input file:
{"componentlist": {"11": "ha1bit", "10": "fa1bit"}, "interconnections": [[], [[[], [[-1, -1, -1, 0, 0, 0, 0], [-1, -1, -1, 1, 0, 0, 0]]]], [[], [[], [[1, 0, 1, 1, 0, 0, 0], [-1, -1, -1, 0, 1, 1, 0], [-1, -1, -1, 1, 1, 1, 0]]]], [[], [], [[], [[2, 1, 1, 1, 0, 0, 0], [-1, -1, -1, 0, 2, 2, 0], [-1, -1, -1, 1, 2, 2, 0]]]], [[[1, 0, 1, 0, 0, 0, 0, 0, 0, 0]], [[2, 1, 1, 0, 0, 0, 0, 0, 1, 1]], [[3, 2, 1, 0, 0, 0, 0, 0, 2, 2]], [[3, 2, 1, 1, 0, 0, 0, 0, 3, 3]], [], [[-1, -1, -1, 1, 5, 5, 0, 0, 5, 5]]]], "components": [[], [[0, 11]], [[], [0, 10]], [[], [], [0, 10]], [[2], [2], [2], [2], [], [2]]]}
Create VHDL, Dot file & Schematic
Create VHDL only
.
