Carry Save Adder VHDL Generator by Dr. Minas Dasygenis

BitArray (every line, is an input vector. The places of '1' denote the bits of this vector that will be addeed)

Number of Test Vectors to generate:

Create VHDL, Dot file & Schematic
Create VHDL only

.