SAD HDL Generator

Number of bits(anonyomous users are restricted to 16 bits):

Number of Test Vectors to generate:

Number of Lines in SAD Block

Number of pixel element

Create VHDL, Dot file & Schematic
Create VHDL only

.