aHDL - Arithmetic Hardware Description Language

aHDL Studio • Legacy Form

← Back to Unified aHDL Studio

Carry Save Adder VHDL Generator by Dr. Minas Dasygenis

BitArray (every line, is an input vector. The places of '1' denote the bits of this vector that will be addeed)

[ [1,0,0,0,1,1], [1,1,1,1,1,1] ]

Number of Test Vectors to generate:

Create VHDL, Dot file & Schematic
Create VHDL only

.

aHDL - Arithmetic Hardware Description Language • by Dr. Minas Dasygenis

Switch to Unified aHDL Generator Studio