aHDL Studio
• Legacy Form
← Back to Unified aHDL Studio
Carry Look-ahead Adders Subtractors VHDL Generator
Number of bits vector(anonyomous users are restricted to 32bits):
Number of Test Vectors to generate:
Number of CLA Levels:
Do not add extra I/O flip flops
Add extra I/O flip flops
Create VHDL, Dot file & Schematic (very slow response)
Create VHDL only (fast response)
You can also download some pre generated Carry Look Ahead Adders & Subtractors
with their testbenches
.
.