Appendix A. RTL Schematics
75
Figure A.6: The FPU multiplier
