Bibliography

90

[13] The PLX ISA, 2014. URL

http://palms.princeton.edu/system/files/PLX+1.

1+ISA+Reference.pdf

.

[14] Jeff Sondeen Jeff Draper Joong-Seok Moon, Taek-Jun Kwon.

An area-efficient

standard-cell floating-point unit design for a processing-in-memory system.

[15] Minas Dasygenis Angelos Ntasios. ”design, implementation and verification of a

customizing ip soft core with fpu support”. Ecescon 7, 2014.

[16] Hardware description language history. URL

http://en.wikipedia.org/wiki/

Hardware_description_language#History

.

[17] Basic fpga block cell design, 2014. URL

http://zone.ni.com/reference/en-XX/

help/371599G-01/lvfpgaconcepts/fpga_basic_chip_terms/

.

[18] Clive Maxfield. The Design Warrior’s Guide to FPGAs: Devices, Tools and Flows.

Elsevier, 2004.

[19] Fpga history, 2014. URL

http://web.archive.org/web/20070412183416/http:

//filebox.vt.edu/users/tmagin/history.htm

.

[20] Short description of fpgas,

2014.

URL

http://en.wikipedia.org/wiki/

Field-programmable_gate_array

.

[21] Xilinx, 2014.

URL

http://www.xilinx.com/support/documentation/boards_

and_kits/ug535.pdf

.