Βιβλιογραϕία
143
[64]
Sa’ed Abed,
Reem Jaffal,
Bassam J Mohd,
and Mohammad Al-Shayeji.
An
analysis and evaluation of lightweight hash functions for blockchain-based IoT
devices.
Cluster Computing, 24:3065–3084, 2021.
[65]
Mohammed
Omar
Awadh
Al-Shatari,
Fawnizu
Azmadi
Hussin,
Azrina
Abd Aziz, Gunawan Witjaksono, and Xuan-Tu Tran.
FPGA-based lightweight
hardware architecture of the PHOTON hash function for IoT edge devices.
IEEE
Access, 8:207610–207618, 2020.
[66]
Gokulnath
Rajendran,
Writam
Banerjee,
Anupam
Chattopadhyay,
and
Mohamed M Sabry Aly.
Application of resistive random access memory in
hardware security: A review.
Advanced Electronic Materials, 7(12):2100536, 2021.
[67]
Arpan
Jati,
Naina
Gupta,
Anupam
Chattopadhyay,
and
Somitra
Kumar
Sanadhya.
A
configurable
crystals-kyber
hardware
implementation
with
side-channel protection.
ACM Transactions on Embedded Computing Systems,
2021.
[68]
Nabihah
Ahmad
and
SM
Rezaul
Hasan.
A
new
ASIC
implementation
of
an
advanced
encryption
standard
(AES)
crypto-hardware
accelerator.
Microelectronics Journal, 117:105255, 2021.
[69]
Argirios Sideris, Theodora Sanida, and Minas Dasygenis. Hardware acceleration
of
SHA-256
algorithm
using
NIOS-II
processor.
In
2019 8th International
Conference on Modern Circuits and Systems Technologies (MOCAST), pages 1–4.
IEEE, 2019.
[70]
Theodora Sanida, Argyrios Sideris, and Minas Dasygenis. Accelerating the AES
algorithm using opencl.
In
2020 9th International conference on modern circuits
and systems technologies (MOCAST), pages 1–4. IEEE, 2020.
[71]
Simon
Friedmann,
Johannes
Schemmel,
Andreas
Grübl,
Andreas
Hartel,
Matthias Hock, and Karlheinz Meier. Demonstrating hybrid learning in a flexible
neuromorphic hardware system.
IEEE transactions on biomedical circuits and
systems, 11(1):128–142, 2016.
[72]
Tran Sy Nam, Hoang Van Thuc, and Bui Duy Hieu.
A Hardware Architecture
of NIST Lightweight Cryptography applied in IPSec to Secure High-throughput
Low-latency IoT Networks.
IEEE Access, 2023.