University of Western Macedonia
| Department of Electrical & Computer Engineering
UOWM Portal
•
ECE Dept
•
Login
ROBIS
LAB
Robotics, Embedded & Integrated Systems
☰
Home
Equipment
Academic ▾
Undergraduate Courses
🎓 Diploma Theses (thesisHub)
Student Documents & Guides
Indicative Projects
Laboratory Achievements
Staff ▾
Laboratory Members
Prof. Minas Dasygenis
Prof. Dasygenis
Lab iTools ▾
Laboratory Availability
Online Tools Overview
💬 Anonymous Feedback
Central SSO Auth
User Login / Profile
📅 iSchedule (Slot Booking & Sessions)
📈 iGrades (Laboratory Grades)
✅ iPresence (Attendance)
📊 iPolls (Real-Time Polling)
📝 iEvaluation (Course Surveys)
⚡ iQuiz (Interactive Classroom Quiz)
📋 iTasks (Εργασίες & Projects)
Feedback
Contact
HDL Generator by Dr. Minas Dasygenis
JSON Input file:
{"componentlist": {"11": "ha1bit", "10": "fa1bit"}, "interconnections": [[], [[[], [[-1, -1, -1, 0, 0, 0, 0], [-1, -1, -1, 1, 0, 0, 0]]]], [[], [[], [[1, 0, 1, 1, 0, 0, 0], [-1, -1, -1, 0, 1, 1, 0], [-1, -1, -1, 1, 1, 1, 0]]]], [[], [], [[], [[2, 1, 1, 1, 0, 0, 0], [-1, -1, -1, 0, 2, 2, 0], [-1, -1, -1, 1, 2, 2, 0]]]], [[[1, 0, 1, 0, 0, 0, 0, 0, 0, 0]], [[2, 1, 1, 0, 0, 0, 0, 0, 1, 1]], [[3, 2, 1, 0, 0, 0, 0, 0, 2, 2]], [[3, 2, 1, 1, 0, 0, 0, 0, 3, 3]], [], [[-1, -1, -1, 1, 5, 5, 0, 0, 5, 5]]]], "components": [[], [[0, 11]], [[], [0, 10]], [[], [], [0, 10]], [[2], [2], [2], [2], [], [2]]]}
Create VHDL, Dot file & Schematic
Create VHDL only
.